Library

X
feed icon rss

Your email was sent successfully. Check your inbox.

An error occurred while sending the email. Please try again.

Proceed reservation?

Export
  • 1
    Electronic Resource
    Electronic Resource
    Factored Edge-Valued Binary Decision Diagrams (1997)
    Springer
    Formal methods in system design 10 (1997), S. 243-270 
    Details
    ISSN: 1572-8102
    Keywords: Ordered Binary Decision Diagrams ; Pseudo-Boolean functions ; affine property ; logic verification ; integer linear programming ; matrix operations
    Source: Springer Online Journal Archives 1860-2000
    Topics: Computer Science
    Notes: Abstract Factored Edge-Valued Binary Decision Diagrams form an extension to Edge-Valued Binary Decision Diagrams. By associating both an additive and a multiplicative weight with the edges, FEVBDDs can be used to represent a wider range of functions concisely. As a result, the computational complexity for certain operations can be significantly reduced compared to EVBDDs. Additionally, the introduction of multiplicative edge weights allows us to directly represent the so-called complement edges which are used in OBDDs, thus providing a one to one mapping of all OBDDs to FEVBDDs. Applications such as integer linear programming and logic verification that have been proposed for EVBDDs also benefit from the extension. We also present a complete matrix package based on FEVBDDs and apply the package to the problem of solving the Chapman-Kolmogorov equations.
    Type of Medium: Electronic Resource
    URL: http://dx.doi.org/10.1023/A:1008691605584
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
    Paper (German National Licenses)
    Fulltext
  • 2
    Electronic Resource
    Electronic Resource
    Power Optimization in VLSI Layout: A Survey (1997)
    Springer
    The journal of VLSI signal processing systems for signal, image, and video technology 15 (1997), S. 221-232 
    Details
    ISSN: 1573-109X
    Source: Springer Online Journal Archives 1860-2000
    Topics: Electrical Engineering, Measurement and Control Technology
    Notes: Abstract This paper presents a survey of layout techniques for designing low power digital CMOS circuits. It describes the many issues facing designers at the physical level of design abstraction and reviews some of the techniques and tools that have been proposed to overcome these difficulties.
    Type of Medium: Electronic Resource
    URL: http://dx.doi.org/10.1023/A:1007907110303
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
    Paper (German National Licenses)
    Fulltext
  • 3
    Book
    Book
    Logic synthesis for low power VLSI designs (1998)
    Boston u.a. :Kluwer,
    Details
    Title: Logic synthesis for low power VLSI designs
    Author: Iman, Sasan
    Contributer: Pedram, Massoud
    Publisher: Boston u.a. :Kluwer,
    Year of publication: 1998
    Pages: 236 S.
    Type of Medium: Book
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
    ZIB Catalog
    Zuse Institute Berlin get availability status
Close ⊗
This website uses cookies and the analysis tool Matomo. More information can be found here...