Skip to main content
SpringerLink
Log in

Automatic layout synthesis of analog ICs using circuit recognition and constraint analysis techniques

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A systematic method for automatic layout synthesis of analog integrated circuit modules is presented. This method uses analog circuit recognition and critical net analysis techniques to derive proper layout constraints for analog circuit performance optimization. These layout constraints are analyzed and prioritized according to the recognized analog circuit topologies and classified net sensitivities. The weighted constraints are then used to drive the physical layout generation process to obtain a high-quality custom circuit layout. An efficient, constraint-driven analog floorplanning technique based on a zone-sensitivity partitioning algorithm is specially developed to generate a slicing floorplan incorporating the layout constraints. This layout synthesis approach has three key advantages. First, it can produce a satisfactory analog circuit performance with negligible degradation due to the layout-introduced parasitic effects. Second, it allows a complete automation for netlist-to-layout synthesis so that the layout tool can be used by VLSI system designers. Finally, this method is quite general and can be applied to handle a wide variety of analog circuits. Experimental results in CMOS operational amplifiers and a comparator are presented.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. R. Batruni, et al., “Mixed digital/analog signal processing for a single-chip 2B1Q U-Interface transceiver,”IEEE Intern. Solid-State Circuits Conf. Dig. Tech., San Francisco, CA, February 1990, pp. 26–27.

  2. F. Cepl. et al., “Integration of a CMOS mixed-analog-digital eight channel speech transmission circuit,”Proc. IEEE Custom Integrated Circuits Conf., Boston, MA, May 1990, pp. 12.3.1–12.3.4.

  3. D.J. Chen, et al., “A single-chip mixed analog/digital signal processor for voiceband applications,”Proc. IEEE Custom Integrated Circuits Conf., San Diego, CA, May 1991, pp. 24.4.1–24.4.4.

  4. J.-C. Lee and B.J. Sheu, “Parallel digital image restoration using adaptive VLSI neural chips,”Proc. IEEE Intern. Conf. Comput. Design, Santa Clara, CA, October 1990.

  5. C.A. Mead,Analog VLSI and Neural Systems Addison-Wesley: Reading, MA 1989.

    Google Scholar 

  6. B.W. Lee and B.J. Sheu,Hardware Annealing in Analog VLSI Neurocomputing, Kluwer Academic Publishers: Boston, MA, 1991.

    Google Scholar 

  7. M. Ismail and J. Franca,Introduction to Analog VLSI Design Automation, Kluwer Academic Publishers: Boston, MA, 1990.

    Google Scholar 

  8. P.E. Allen and H. Nevarez-Lazano, “Automated design of MOS opamps,”Proc. IEEE Intern. Symp. Circuits Syst., May 1983, pp. 1286–1289.

  9. R.J. Bowman and D.L. Lane, “A knowledge-based system for analog integrated circuits design,”Proc. IEEE Intern. Conf. Comput.-Aid. Design, Santa Clara, CA, November 1985, pp. 210–212.

  10. M. Degrauwe et al., “IDAC: An interactive design tool for analog CMOS circuits,”IEEE J. Solid-State Circuits, vol. SC-22, December 1987, pp. 1106–1116.

    Google Scholar 

  11. R. Harjani, R.A. Rutenbar, and L.R. Carley, “A prototype framework for knowledge-based analog circuit synthesis,”Proc. IEEE Design Autom. Conf. June 1987, pp. 42–49.

  12. H.Y. Koh, C.H. Sequin, and P.R. Gray, “Automatic synthesis of operational amplifiers based on analytic circuit models,”Proc. IEEE Intern. Conf. Comput.-Aid. Design, Santa Clara, CA, November 1987, pp. 502–505.

  13. B.J. Sheu, A.H. Fung, and Y.-N. Lai, “A knowledge-based approach to analog IC design,”IEEE Trans. Circuits Syst., vol. CAS-35, February 1988, pp. 256–258.

    Google Scholar 

  14. A.H. Fung, B.W. Lee, and B.J. Sheu, “Self-reconstructing technique for expert system-based analog IC designs,”IEEE Trans. Circuits Syst., vol. CAS-36, February 1989, pp. 318–321.

    Google Scholar 

  15. A.H. Fung, D.J. Chen, Y.-N. Lai, and B.J. Sheu, “Knowledge-based analog circuit synthesis with flexible architecture,”Proc. IEEE Intern. Conf. Comput., October 1988, pp. 48–51.

  16. D.J. Chen and B.J. Sheu, “A flexible architecture approach to analog circuit synthesis,”Proc. IEEE Works. Anal. Circuit Engineer., Princeton, NJ, April 1989.

  17. D.C. Stone, et al., “Analog CMOS building blocks for custom and semicustom applications,”IEEE J. Solid-State Circuits, vol. SC-19, February 1984, pp. 55–61.

    Google Scholar 

  18. T. Pletersek, et al., “Analog LSI design with CMOS standard cells,”Proc. IEEE Custom Integ. Circuits Conf., Portland, OR, May 1985, pp. 479–483.

  19. C.D. Kimble, et al., “Autorouted analog VLSI,”Proc. IEEE Custom Integ. Circuits Conf., Portland, OR, May 1985, pp. 72–78.

  20. E. Berkcan and M. d'Abreu, “Physical assembly for analog compilaton of high-voltage ICs,”Proc. IEEE Custom Ingeg. Circuits Conf., Rochester, NY, May 1988, p. 14.3.

  21. M. Kayal, S. Piquet, M. Declercq, and B. Hochet, “SALIM: A layout generation tool for analog ICs,”Proc. IEEE Custom Integ. Circuits Conf., Rochester, NY, May 1988, p. 7.5.

  22. J. Rijmenants, T. Schwartz, J. Litsios, and R. Zinszner, “IL-AC: An automated layout tool for analog CMOS circuits,”Proc. IEEE Custom Integ. Circuits Conf., Rochester, NY, May 1988, p. 76.

  23. D. Garrod, R. Rutenbar, and L. Carley, “Automatic layout of custom analog cells in ANAGRAM,”Proc. IEEE Intern. Conf. Comput.-Aid. Design, Santa Clara, CA, November 1988, pp. 544–547.

  24. H.Y. Koh, C.H. Sequin, and P.R. Gray, “Automatic layout generation for CMOS operational amplifier,”Proc. IEEE Intern. Conf. Comput.-Aid. Design, Santa Clara, CA, November 1988, pp. 548–551.

  25. D.J. Chen, J.-C. Lee, and B.J. Sheu, “SLAM: A smart analog module layout generator for mixed analog-digital VLSI design,”Proc. IEEE Intern. Conf. Comput. Design, Cambridge, MA, October 1989.

  26. C.E. Wu, L.M. Ni, and A.S. Wojcik, “Function recognition of static CMOS circuits,”Proc. Intern. Conf. Comput.-Aid. Design, Santa Clara, CA, November 1987, pp. 306–309.

  27. R. Otten, “Automatic floorplan design,”Proc. 19th Design Autom. Conf., June 1982, pp. 261–267.

  28. L. Stockmeyer, “Optimal orientations of cells in slicing floorplan designs,”Inform. and Contr., vol. 59, 1983, pp. 91–101.

    Google Scholar 

  29. H. Shin and A. Sangiovanni-V., “MIGHTY: A ‘Rip-Up and Reroute’ detailed router,”Proc. IEEE Intern. Conf. Comput.-Aid. Design, Santa Clara, CA, November 1986, pp. 2–5.

  30. J.K. Ousterhout et al., “MAGIC: A VLSI layout system,”Proc. 21st Design Autom. Conf., June 1984.

  31. C. Tomorich, “MOSIS-A gateway to silicon,”IEEE Circuits Devices Mag., vol. 4, 1988, pp. 22–23.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, Signal and Image Processing Institute, and National Center for Integrated Photonic Technology, University of Southern California, 90089-0271, Los Angeles, CA

    David J. Chen & Bing J. Sheu

Authors
  1. David J. Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Bing J. Sheu
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chen, D.J., Sheu, B.J. Automatic layout synthesis of analog ICs using circuit recognition and constraint analysis techniques. Analog Integr Circ Sig Process 1, 75–87 (1991). https://doi.org/10.1007/BF02151027

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF02151027

Keywords

Search

Navigation