1 MHz sampling rate 12-bit low-power analog-to-digital converter for data processing in particle detectors

Presented by F. Anghinolfi
https://doi.org/10.1016/0920-5632(91)90074-OGet rights and content

Abstract

A very low-power (12 mW), 1 MHz sampling rate 12-bit ADC circuit, using a commercial 3 μm CMOS process has been developed. This ADC component is well-adapted to use in front-end electronics for the readout of particle detectors in high-luminosity hadron colliders such as LHC or SSC. We discuss here the design options and report on the performance.

References (9)

  • A. Zichichi

    report on the LAA Project, CERN-LAA 88-1

    (July 1988)
  • S.H. Lewis et al.

    A pipelined 5Msample/s 9bit A/D converter

    IEEE JSSC

    (Dec. 1987)
  • B.S. Song et al.

    A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter

    IEEE JSSC

    (Dec. 1988)
  • S. Sutarja et al.

    A pipelined 13-bit, 250-ks/s, 5V A/D converter

    IEEE JSSC

    (Dec. 1988)
There are more references available in the full text version of this article.

Cited by (0)

View full text