Novel bipolar transistor isolation structure using combined selective epitaxial growth and planarization technique

https://doi.org/10.1016/0167-9317(92)90489-EGet rights and content

Abstract

A novel bipolar isolation structure with capability of significantly reducing collector-base capacitance and base resistance is presented. A silicon-on-insulator (SOI) region surrounding the collector opening is used to minimize the collector window width, and to increase the thickness of the extrinsic base contact layer for a given device topography. This partial-SOI isolation structure can be combined with any type of emitter-base self-aligned bipolar transistor structure.

References (9)

  • H. Nishizawa

    Techn. Dig. BCTM

    (1991)
  • M. Kojima

    Techn. Dig. BCTM

    (1991)
  • J.M.C. Stork

    Techn. Dig. IEDM

    (1987)
  • T. Nakamura

    Techn. Dig. ISSCC

    (1981)
There are more references available in the full text version of this article.
View full text